Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	255	(sram "static random access memory") with initializ\$5	USPAT	OR	OFF	2005/03/17 14:12
S2	651	initialization adj code\$1	USPAT	OR	OFF	2005/03/17 14:03
S3	3	(sram "static random access	USPAT	OR	OFF	2003/10/28 11:59
	7	memory") with (initialization adj code\$1)				
S4	7	(sram "static random access memory") with (initialization adj memory)	USPAT	OR	OFF	2003/10/28 12:08
S5	42	instant adj (ram sram)	USPAT	OR	OFF	2003/10/28 12:19
S6	5	("6442625" "6438687" "6330622" "6161051" "6154788").pn.	USPAT	OR	OFF	2003/10/28 13:10
S7	2272	rom with ram with (start\$3 boot\$3	USPAT	OR	OFF	2003/10/28 13:11
into a prince priorita		initializ\$5)		, , , , , , , , , , , , , , , , , , ,		
S8	72	rom with sram with (start\$3 boot\$3 initializ\$5)	USPAT	OR	OFF	2005/03/17 13:55
S9	218	dram near3 initializ\$5	USPAT	OR	OFF	2003/10/31 12:05
S10	0	(dram near3 initializ\$5) with bios	USPAT	OR	OFF	2003/10/31 12:05
S11	44	(dram near3 initializ\$5) same bios	USPAT	OR	OFF	2003/10/31 12:07
S12	174	(dram near3 initializ\$5) not ((dram near3 initializ\$5) same bios)	USPAT	OR	OFF	2003/10/31 12:15
S13	592	ROM near3 (extend\$3 extension)	USPAT	OR	OFF	2003/10/31 12:17
S14	1	(ROM near3 (extend\$3 extension)) with sram	USPAT	OR	OFF	2003/10/31 12:20
S15	21	merg\$3 near2 rom	USPAT	OR	OFF	2003/10/31 13:05
S16	593	(sram "static random access memory") with (boot\$3 start\$3)	USPAT	OR	OFF	2004/03/20 21:13
S17	42	((sram "static random access	USPAT	OR	OFF	2004/03/20 21:27
	· ·	memory") with (boot\$3 start\$3)) and "713"/\$.ccls.				
S18	1	"6321278".pn.	USPAT	OD	OFF	2004/02/20 21:27
S19	35	(sram "static random access	i salaba (se satur ya k	OR OR	OFF	2004/03/20 21:27
313		memory") with initializ\$5 with	USPAT	UK	OFF	2005/03/11 16:38
	2	(dram "dynamic random access memory")	19			
S20	41	(sram "static random access memory") with initializ\$5 with (dram "dynamic random access memory")	USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/11 16:50
S21	7	(sram "static random access memory") with (initializ\$5 near2	USPAT; EPO; JPO;	OR	OFF	2005/03/16 14:08
	* * *	(dram "dynamic random access memory"))	DERWENT; IBM_TDB	ener i j		

				r		
S22	1	(dram "dynamic random access memory") adj initializ\$5 adj (code\$1 program\$1)	USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/11 16:58
S23	46	(dram "dynamic random access memory") adj initializ\$5	USPAT; EPO; JPO; DERWENT;	OR	OFF	2005/03/11 16:58
			IBM_TDB	: + · X · .		
S24	24543	(sram "static random access memory")	USPAT	OR	OFF	2005/03/16 13:59
S25	372	(sram "static random access memory") near2 addition\$3	USPAT	OR	OFF	2005/03/16 14:00
S26	0	(sram "static random access memory") near2 addition\$3 near5 (code\$1 instruction\$1)	USPAT	OR	OFF	2005/03/16 14:00
S27	5	(sram "static random access memory") near2 addition\$3 with	USPAT	OR	OFF	2005/03/16 14:03
		(code\$1 instruction\$1)	1 1 1 1 1		, , , , , , , , , , , , , , , , , , ,	
S28	235	(sram "static random access memory") near3 execut\$4	USPAT	OR	OFF	2005/03/16 14:04
S29	3	(sram "static random access memory") near3 execut\$4 with (start\$3 boot\$3)	USPAT	OR	OFF	2005/03/16 14:06
S30	8	(sram "static random access memory") near3 execut\$4 with (start\$3 boot\$3)	USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/16 14:06
S31	41	(sram "static random access memory") with (initializ\$5 with (dram "dynamic random access memory"))	USPAT; EPO; JPO; DERWENT; IBM_TDB-	OR	OFF	2005/03/16 14:14
S32	84866	dram "dynamic random access memory" "dynamic ram"	USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/16 14:15
S33	866	initialization adj code\$1	USPAT; EPO; JPO;	OR	OFF	2005/03/16 14:15
1.4			DERWENT; IBM_TDB			
S34	1	S32 near2 S33	USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/16 14:16
S35	2	S32 near5 S33	USPAT;	OR	OFF	2005/03/16 14:16
	*		EPO; JPO; DERWENT; IBM_TDB			
S36	0	Bios near3 extention	USPAT	OR	OFF	2005/03/17 13:17
S37	148	Bios near3 extension	USPAT	OR O	OFF	2005/03/17 13:18

S38	54	S37 with initializ\$5	USPAT	OR	OFF	2005/03/17 13:18
S39	13971	(cpu processor) near2 register\$1	USPAT	OR	OFF	2005/03/17 13:55
S40	7	(sram "static random access memory") adj5 ((cpu processor) near2 register\$1)	USPAT	OR	OFF	2005/03/17 15:08
S41	13	initialization adj code\$1 near5 variable\$1	USPAT	OR	OFF	2005/03/17 14:09
S42	8	(sram "static random access memory") adj5 ((cpu processor) near2 register\$1)	USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/03/17 14:04
S43	3751	register\$1 near3 replac\$4	USPAT	OR	OFF	2005/03/17 14:09
S44	2	(sram "static random access memory") near3 S43	USPAT	OR	OFF	2005/03/17 14:09
S45	24543	(sram "static random access memory")	USPAT	OR	OFF	2005/03/17 14:15
S46	765	(sram "static random access memory") near3 register\$1	USPAT	OR	OFF	2005/03/17 14:15
S47	475206	(sram "static random access memory") cooperat\$4	USPAT	OR	OFF	2005/03/17 15:09
S48	31	(sram "static random access memory") near3 cooperat\$4	USPAT	OR	OFF	2005/03/17 15:09
S49	0	(sram "static random access memory") near3 cooperat\$4 near5 rom	USPAT	OR	OFF	2005/03/17 15:09